aboutsummaryrefslogtreecommitdiff
path: root/sim/lm32
Commit message (Expand)AuthorAgeFilesLines
* [sim] Run spellcheck.sh in sim (part 1)Tom de Vries6 days1-1/+1
* Update copyright year range in header of all files managed by GDBAndrew Burgess2024-01-1220-20/+20
* sim: build: clean more generated outputsMike Frysinger2024-01-081-0/+1
* sim: cgen: regenerate decode tablesMike Frysinger2023-12-241-65/+65
* sim: cgen: regenerate decode tables to avoid shadow warningsMike Frysinger2023-12-221-4/+4
* sim: mloop: add #line pragmas everywhereMike Frysinger2023-12-211-0/+4
* sim: signal: mark signal callback funcs as noreturn since they don't returnMike Frysinger2023-12-211-1/+1
* sim: cgen: unify the genmloop logic a bitMike Frysinger2023-12-201-4/+3
* sim: lm32: fix -Wunused-variable warningsMike Frysinger2023-12-194-15/+1
* sim regenAlan Modra2023-08-1910-25/+45
* sim regen preparationAlan Modra2023-08-192-11/+11
* sim --enable-cgen-maintAlan Modra2023-08-191-2/+2
* sim: modules.c: fix generation after recent refactorsMike Frysinger2023-01-151-0/+3
* sim: common: move modules.c to source trackingMike Frysinger2023-01-141-1/+2
* sim: build: drop most recursive build depsMike Frysinger2023-01-141-2/+1
* sim: common: move libcommon.a objects to sourcesMike Frysinger2023-01-141-2/+2
* sim: build: drop AM_MAKEFLAGS settingsMike Frysinger2023-01-141-1/+0
* sim: build: drop subdir Makefile.in filesMike Frysinger2023-01-111-8/+0
* sim: move arch-specific file compilation of common/ files to top-levelMike Frysinger2023-01-101-2/+2
* sim: lm32: move arch-specific file compilation to top-levelMike Frysinger2023-01-101-3/+0
* sim: build: drop support for creating libsim.a in subdirsMike Frysinger2023-01-101-2/+0
* sim: lm32: move libsim.a creation to top-levelMike Frysinger2023-01-102-8/+35
* sim: modules: trigger generation from top-levelMike Frysinger2023-01-101-0/+1
* sim: build: move generated headers to built sourcesMike Frysinger2023-01-021-1/+2
* sim: lm32: hoist cgen rules to top-levelMike Frysinger2023-01-022-22/+11
* sim: replace -I$srcroot/opcodes include with -I$srcrootMike Frysinger2023-01-011-2/+2
* Update copyright year range in header of all files managed by GDBJoel Brobecker2023-01-0120-20/+20
* sim: cpu: change default init to handle all cpusMike Frysinger2022-12-251-1/+1
* sim: lm32/m32r: drop redundant opcode/cgen.h includeMike Frysinger2022-12-231-1/+0
* sim: cgen: move symcat.h include to where it's usedMike Frysinger2022-12-231-1/+0
* sim: cgen: move cgen-types.h include to cgen-defs.hMike Frysinger2022-12-231-1/+0
* sim: use bfd_vma when reading start addr from bfd infoMike Frysinger2022-12-221-1/+1
* sim: build: hoist lists of hw devices upMike Frysinger2022-12-212-4/+5
* sim: enable common sim_cpu usage everywhereMike Frysinger2022-12-211-2/+0
* sim: lm32: invert sim_cpu storageMike Frysinger2022-12-213-12/+7
* sim: move register headers into sim/ namespace [PR sim/29869]Mike Frysinger2022-12-201-1/+1
* sim: run: move linking into top-levelMike Frysinger2022-11-051-0/+8
* sim: build: remove various obsolete generation dep variablesMike Frysinger2022-11-041-9/+0
* sim: cleanup unused SIM_EXTRA_CFLAGSMike Frysinger2022-11-041-3/+0
* sim: common: change sim_{fetch,store}_register helpers to use void* buffersMike Frysinger2022-11-021-4/+2
* sim: reg: constify store helperMike Frysinger2022-10-311-1/+1
* sim/lm32: fix some missing function declaration warningsAndrew Burgess2022-10-244-3/+17
* Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker2022-01-0120-20/+20
* sim: use ## for automake commentsMike Frysinger2021-12-091-19/+19
* sim: iq2000/lm32/m32c/moxie/rx: switch to new target-newlib-syscall.hMike Frysinger2021-11-281-2/+2
* sim: callback: expose argv & environMike Frysinger2021-11-161-2/+7
* sim: keep track of program environment stringsMike Frysinger2021-11-161-1/+7
* sim: split program path out of argv vectorMike Frysinger2021-11-151-4/+1
* sim: hoist cgen mloop rules up to common buildsMike Frysinger2021-11-022-12/+38
* sim: lm32: reduce -Wno-error scopeMike Frysinger2021-11-013-5/+5